<div><section class="jobdesc" id="dvJobDescription">
<div class="row">
<div class="col-xs-12 col-sm-12 col-md-12 bold" style="padding-bottom:15px;padding-top:15px; ">
Details:
</div>
</div>
<div class="row">
<div class="col-xs-12 col-sm-12 col-md-12">
<p><div style="text-align: center;"><strong>Stefanini Group is hiring!</strong></div><div style="text-align: center;"><strong>Stefanini is looking for FPGA Design Verification Engineer -Ottawa, Ontario, Canada</strong></div><div style="text-align: center;"><strong>For quick apply, please contact Ph: 248 263 5255</strong></div><div style="text-align: center;"><strong><u><span style="color: rgb(44, 130, 201);">Prakhar.goel@stefanini.com</span></u></strong></div><div style="text-align: center;"><strong>W2 Only!</strong></div><div> </div><div> </div><div><strong>22 Days PTO (See Below the bifurcation)</strong></div><div> </div><div>* 10 Days PTO( 80 Hours of PTO - Accrual Basis)</div><div>* 9 Holidays on average throughout the ...